Time-to-digital converters (TDCs) are used in various fields, including high-energy physics. One advantage of implementing TDCs in field-programmable gate arrays (FPGAs) is the flexibility on the modification of the logics, which is useful to cope with the changes in the experimental conditions. Recent FPGAs make it possible to implement TDCs with a time resolution less than 10 ps. On the other hand, various drift chambers require a time resolution of O(0.1) ns, and a simple and easy-to-implement TDC is useful for a robust operation. Herein an eight-channel TDC with a variable bin size down to 0.28 ns is implemented in a Xilinx Kintex-7 FPGA and tested. The TDC is based on a multisampling scheme with quad phase clocks synchronised with an external reference clock. Calibration of the bin size is unnecessary if a stable reference clock is available, which is common in high-energy physics experiments. Depending on the channel, the standard deviation of the differential nonlinearity for a 0.28 ns bin size is 0.13-0.31. The performance has a negligible dependence on the temperature. The power consumption and the potential to extend the number of channels are also discussed.
Introduction
Time-to-digital converters (TDCs) are used in various fields, including high-energy physics. For example, in the ATLAS experiment [1] , the muon momentum is measured with monitored drift tube (MDT) chambers based on TDCs with a bin size of 0.78 ns [2] . They are implemented in application-specific integrated circuits.
Recent moderate field-programmable gate arrays (FPGAs) make it possible to implement TDCs with a nanosecond or smaller bin size [3, 4] . Implementation of TDCs in FPGAs provides the flexibility to deal with the changes in the experimental conditions. The present TDC for the MDT chambers includes a transmitter with fixed bandwidth of 80 Mbit/s and has limitations on the readout for increased luminosity [5] . On the other hand, FPGAs can in general manage the bandwidth change. In addition to the flexibility, FPGAs have advantages on the availability of highly reliable circuits, e.g. the clock managers and the data transceivers [6, 7] .
In this study, an eight-channel TDC with a variable bin size down to 0.28 ns is implemented in a Xilinx Kintex-7 FPGA [8] and tested. The type of the employed FPGA is XC7K325T-2FFG900, where the speed grade is -2. The TDC is based on multi-phase clocks managed by a highly reliable clock manager integrated in the FPGA. Calibration of the bin size is unnecessary if a stable reference Figure 1 shows a block diagram of the TDC. It is based on a multisampling scheme with quad phase clocks [11, 12, 13] . The input signal is divided into four, and detected by four D-type flip-flops. The outputs from the D-type flipflops are aligned step by step in the chains of additional Dtype flip-flops, where the metastable states are suppressed. From the pattern of the outputs from the chains, a threebit fine time count is provided. The timing of both the leading and trailing edges is extracted. Figure 2 shows a timing chart of an example input signal and the quad phase clocks.
The three-bit time count and a one-bit identifier of the leading and trailing edges are combined with the data from a fourteen-bit coarse time counter, and stored in a channel buffer. The channel buffers for all channels are scanned, and the data is transferred to a buffer. A three-bit channel identifier is attached. There is no selection on the data by the trigger, and all the data are simply read out one by one.
The difference in the lengths of the divided input signal paths (see Figure 1) is crucial for the TDC performance. The locations of the first four D-type flip-flops in each channel are constrained so that they are close to each other.
The quad phase clocks are produced by the clock manager of the Kintex-7 FPGA. They are synchronised with the external reference clock. The maximum clock frequency supported for the FPGA employed in this study is 933 MHz. The quad phase clock frequency and the TDC bin size can be varied by changing the external reference clock frequency. An external reference clock with a 110 MHz frequency corresponds to that of the quad phase clocks of 880 MHz and a bin size of 0.28 ns.
The dynamic range for a bin size of 0.28 ns is 37 µs. The dynamic range can be extended by changing the number of bits for the coarse time counter. A minimal latency from the signal input to the buffer output is 0.21 µs, while the latency depends on the rate of the signal input. Figure 3 shows a picture of the demonstrator, which consists of a motherboard and a daughter card. The motherboard is compatible with the versatile backplane bus standard VME [14] . It has a Kintex-7 FPGA (type is XC7K325T-2FFG900). The system clock is provided from a LEMO coaxial connector [15] . The output from the FPGA is read through a gigabit Ethernet with a Transmission Control Protocol processor implemented in the FPGA (SiTCP) [16] . The daughter card has eight LEMO coaxial connectors as signal inputs. The input compatible with the NIM fast negative signal [17] is converted into a 3.3 V LVCMOS signal [18] with Texas Instruments SN65LVDS348PW [19] , and transferred to the FPGA on the motherboard.
Demonstrator and Test Setup
The signal and external reference clocks are from the pulse generator Agilent 81150A [20] . The standard deviation of the time difference between the leading edges of the two synchronised pulses from the pulse generator is 30 ps. The performances of bin sizes of 0.78 ns, 0.39 ns, and 0.28 ns, which correspond to the external reference clock frequencies of 40 MHz, 80 MHz, and 110 MHz, respectively, were evaluated. Unless otherwise specified, the results for the 0.28-ns bin size are shown. Although the leading edges were evaluated, the trailing edges should produce similar results since common clocks and D-type flip-flops are used.
Differential Nonlinearity
The differential nonlinearity D i is defined by Figure 3 : Picture of the demonstrator. The NIM input from the LEMO connectors on the daughter card is converted into 3.3 V LVC-MOS signal and transferred to the FPGA on the motherboard. The system clock is provided from a LEMO connector on the motherboard. The output from the FPGA is read through a gigabit Ethernet. where i (i = 0, 1, 2, ...) is the bin index, t i is the bin size for bin i, and t bin is the designed bin size. To evaluate D i , the time difference of the leading edges between the signal and external reference clocks was measured. Multiple bins were investigated by scanning the time difference between the signal and external reference clocks with a 33-ps step size ( Figure 4) . A periodic structure with a cycle of four bins was found. The maximum magnitude of the measured D i is 0.6. The delay ∆ j before the first D-type flip-flop for each divided input signal path j (j = 0, 1, 2, 3) was estimated by a Xilinx Vivado design tool. Based on the estimated delay, the bin size t j for each quad clock phase j was calculated as
A cyclic relation of ∆ 4 = ∆ 0 was used to calculate t 3 . Table 1 shows the measured and calculated bin sizes for a channel. Figure 5 shows the distribution of the difference between the measured and calculated bin sizes for all 32 quad clock phases of the 8 channels. The difference is O(0.01) ns, implying that the main source of the periodic structure in Figure 4 is the difference in the divided input signal paths.
As a channel-level measure of D i , the deviation σ is defined for each channel by
where N is the total number of bins. Figure 6 shows the result of the measurement of σ. The obtained value, which varies between 0.13-0.31, depends on the channel.
Integral Nonlinearity
The integral nonlinearity I is given by
where T input is the time difference between the leading edges of the input signal clock and T measured is the mean of the measurements. The time difference was scanned up to 37 µs, and T measured is obtained for each time difference. The graph is fitted by a linear function I = A · T input + B. The fit result is shown in Figure 7 . The deviation between the slope parameter A and zero is at most ∼ 2σ, where the uncertainty of A is only 1 ps over 37 µs. The magnitude of the mean of the offset parameter B is at most 1 × 10 −4 , which corresponds to an offset of only 0.03 ps.
Time Resolution
The time resolution was evaluated from the measurement of the time difference between the neighbouring leading edges of the input signal clock. The cycle of the input signal clock was scanned from 200 ns to 37 µs. Figure 8 shows the difference between the measured and input time difference. Figure 9 shows the standard deviation of the difference for each channel. The standard deviation is considered to be the time resolution. The obtained time resolution depends on the channel and ranges 0.08-0.10 ns. The linear correlation factor between the time resolution and the deviation σ shown in Figure 6 is 0.9. This result indicates that the time resolution depends on the difference between the input signal paths.
For a bin size of 0.28 ns, the time resolution is larger than the quantisation error as shown in Figure 9 . The difference between the input signal paths has no dependence on the bin size. On the other hand, the quantisation error has a linear relation with the bin size. Therefore, the time resolution is closer to the quantisation error for larger bin sizes. As an example, for a bin size of 0.78 ns, the measured time resolution was 0.23 ns for most channels.
Temperature Dependence
The temperature dependences of D i , I, and the time resolution were evaluated with a thermostat chamber ES-PEC SH-641 [21] for a range of the chamber temperature from −10 • C to 60
• C. The data were acquired after the temperature of FPGA became stable during the operation. The temperature of FPGA during operation was about 8
• C higher than that of the chamber. Figure 10 shows the relation between the deviation σ of D i and the temperature. Figure 11 shows the relation between the slope parameter A from the linear fit to I and the temperature. Figure 12 shows the relation between the time resolution and the temperature. The temperature dependence is small in the investigated temperature range.
Power Consumption
The power consumption of FPGA for the eight-channel TDC was estimated by the Vivado design tool. Table 2 summarises the results on the FPGA temperature of 28
• C and 68
• C for bin sizes of 0.28 ns and 0.78 ns. Since the temperature of the FPGA during the measurement was 8
• C higher than that of the thermostat chamber, we took 28
• C as the references. The dominant contributors for the dynamic power consumption are found to be the clock manager and SiTCP, which spend about 40% and 30%, respectively. Assuming a linear relation between the number of channels and the power consumption, the power consumption per channel for the bin sizes of 0.28 ns and 0.78 ns is 0.02 W and 0.01 W, respectively. Figure 13 shows the measured power consumption of the demonstrator. The measured power consumption for the 0.28-ns bin size at a chamber temperature 20
• C is 4.1 W. The static power consumption of the demonstrator for the same bin size and the same temperature measured without firmware implemented in FPGA is 2.0 W. The dynamic power consumption of Texas Instruments DP83865DVH [19] for Ethernet data transfer, which is considered the main consumer on the demonstrator other than FPGA, is estimated to be 1.3 W. The value of 4.1 W− (2.0 W + 1.3 W) = 0.8 W is close to the value estimated from the Vivado design tool of 0.73 W. Table 3 summarises the utilisation of the FPGA resources for the tested eight-channel TDC. Because multiple clocks with different frequencies are generated, the Input Time Differece (ns) ratio of the utilised clocking resources to the total clocking resources is relatively large. Most of the resources of the look-up tables, the registers, and the random-access memory are spent by SiTCP. We developed firmware with 256 channels to discuss the potential extension of the number of channels. Table 4 shows the utilised resources. The ratio of the utilised input/output ports to the total input/output ports is 58%, while the ratios for the other elements are smaller. The difference in the divided input signal delay for each channel was evaluated by the Vivado design tool. The standard deviation of the input signal delay is 0.14 ns. The clock skew may affect the offset between the channels, but it is within a range supported for the employed Kintex-7 FPGA.
Resources and Number of Channels

Conclusion
An eight-channel TDC with a variable bin size down to 0.28 ns was implemented in a Xilinx Kintex-7 FPGA (XC7K325T-2FFG900) and tested. The TDC is based on a multisampling scheme with quad phase clocks synchronised with an external reference clock. The measured time resolution for a 0.28-ns bin size is 0.08-0.10 ns, depending on the channel. The performance has a negligible dependence on the temperature. Although the actual performance was not demonstrated, it is possible to provide the firmware of a 256-channel TDC in a Xilinx design tool with a 0.14 ns standard deviation of the input signal delay.
Implementation of TDCs in FPGAs increases the flexibility to modify logics. This feature is advantageous when coping with the changes in the experimental conditions. If a stable reference clock is available such as in high-energy physics experiments, the TDC in this study does not need to be calibrated. In addition to the flexibility, FPGAs have advantages on the availability of various highly reliable circuits, e.g. clock managers and data transceivers. Consequently, the FPGA-based TDCs are useful in fields requiring subnanosecond resolution and simple and robust operation.
